In the application of digital signal process multipliers play a vital role. With advances in technology, several researchers have tried and try to design multipliers which supply high speed, low power consumption, regularity of layout and thus less space or maybe combination of them in one multiplier factor. Thus, Compact VLSI design for four bit multiplier factor is planned during this paper that is appropriate for low power and high speed applications. Multiplier factor with high performance is achieved through the novel style of hybrid single bit full adder and Dadda algorithmic rule. The important path delay and power consumption of the planned multiplier factor square measure reduced by 65.9% and 24.5% severally when put next with existing multipliers. The planned multiplier factor is synthesized exploitation CADENCE five.1.0 EDA tool and simulated exploitation spectre virtuoso.
INTRODUCTION
In the real time signal processing applications, the multipliers are the basic module of the digital systems. Many research works are being done to reduce power dissipation, area and time in multipliers and dividers. The multiplier [1] designed using approximate half adder and full adder reduces all parameters by 25% to 35%. The high speed vedic multipliers [2] designed to implement DSP operations of finite length sequences which reduces the processing time 40% to 60% than the conventional multiplier. Fixed and floating pointmultipliers [3] designed by Vedic algorithm increased the operating speed and precision of the Digital Signal Processors. Many algorithms/architectures developed and implemented using Dadda [4] , Wallace tree [5] , Vedic [6] and Booth etc. are used to optimize power and speed. In section II discussed about the dadda algorithm. The architecture of proposed system isexplained in the part III. Part IV provides the result analysis of the proposed and existing approximatemultipliers. Part V describes the conclusion. 
II. DADDA ALGORITHM
In the proposed work, the speed of the critical path of the multiplier is reduced by reducing the length of the tree with the help of dadda algorithm [8] .The proposed 4 bit multiplier consists of sixteen partial products. Fig. 1shows a sample 4x4 multiplications, where the length of the tree is four.With the help of dada algorithm the length of the tree is reduced to two.
Fig.1. Sample 4×4 Multiplication
Dadda algorithm does not require any previous Level output to compute next Level output,which reduces the propagation delay. In the first Level, dada algorithm diminishes the tree length from four to three. During the second Level, the length is still reduced from three to two, and in the final Level, the total length of the multiplication tree is reduced to two. The Level wise reduction procedure is shown in below figures 2, 3 and 4. 
III. PROPOSED 4×4 MULTIPLIER
The general block diagram of projected four ×four multiplier is given in Fig.5 . This multiplier is developed in terms of pass transistor logic based hybrid three input binary digits adder circuit and two input binary digits adder circuit. This circuit consists of 10 transistors.
In the first Level of the multiplier there are 16 partial products and generated and implemented using 16 logical AND gates. In secondLevel,by using three 3-input binary digits adder circuit and one two input binary digits adder circuitthe length of the tree is reduced to half.In the third Level, the length is further reduced by usage of only two2input binary digits adder circuitand two 3-input binary digits adder circuit. In order to get better output voltage finally the output signals are passed through the buffers as shown in figure 5 .
Fig.5. Architecture of proposed 4×4 multiplier
In the proposed architecture consists of eight three input binary digits adder circuit, four two input binary digits adder circuit and eight buffers. The schematic of the basic AND cell is shown in Fig.6 . Fig. 7 shows the circuit diagram of single adder user in the proposed multiplier. It has three modules T1, T2 and T3. Module T1 is the Gate Diffusion Logic (GDI) XOR gate.Module T2 and T3 are Pass Transistor Logic (PTL) XOR, PTL MUX respectively. Module T1 and T2 are responsible for the generation of sum of full adder. Carry output is generated by the help of module T3.
Fig.6. AND Gate [7]

Fig.7. Proposed single bit full adder
A two input binary digits adder circuit will play vital role to design multiplier. In 4x4 multiplier design four two input binary digits adder circuit are used. The CMOS schematic diagram of thetwo input binary digits adder circuit is shown in Fig.8.   Fig.8 . Two input binary digits adder circuit [7] The buffer in the multiplier is used to propagate the signals from initial Level to final Level and also to retain the voltage level.It is shown in Fig.9   Fig.9 .Buffer [7] IV.
SIMULATION RESULTS
The proposed multiplier is synthesized using CADENCE 5.1.0 EDA tool and simulated using spectre virtuoso. Fig.10 shows the RTL schematic diagram of the proposed multiplier in cadence.
Fig.10.Technology diagram of developed system in cadence
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Fig.11.Tranisent response of the multiplier
Below figures shows the power and delay calculation in cadence. Table I shows the comparison of performance parameters such as power consumption, critical path delay and number of transistors of different multipliers using different types of full adders. From this table it is observed that the circuit complexity of proposed multiplier is less and also the power consumption of the multiplier is 1.69µW and critical path delay of the proposed multiplier is 1.04ns which is very less when compared with the other existing multipliers. Fig.14 and Fig.15 shows the graphical representation of powerand delay. 
Fig.12.Power calculation in cadence
Fig.13.Delay calculation in cadence Table I. Comparison Of Different Multipliers
V. CONCLUSION
The proposed 4 bit multiplier with low power, minimum delay and optimum circuit complexity is being designed with hybrid efficient single bit 3-input binary digits adder circuit. In three input binary digits adder circuit, low power consumption and minimum propagation delay are achieved through PTL and GDI technique. Minimum response time the maximum throughput is achieved using hybrid three input binary digits adder circuit. Due to usage of dadaalgorithm propagation delay is reduced. The proposed 4×4 multiplier has average power consumption of 1.69μW with a propagation delay of 1.04 ns. These calculated parameters are lesswhen compared to the available multiplier design.
